

BIPOLAR MEMORY CROSS REFERENCE

1

BIPOLAR MEMORY CROSS REFERENCE

| AMD | SIGNETICS | INTEL | SIGNETICS | FAIRCHILD | SIGNETICS |
|------------|-----------|--------|-----------|-----------|-----------|
| Am27S18C | N82S23 | 3601 | N82S126 | 9341C | N82S126 |
| AM27S19C | N82S123 | 3621 | N82S129 | 10416 | 10149 |
| AM27S20C | N82S126 | 3602 | N82S130 | 93427C | N82S129 |
| AM27S21C | N82S129 | 3622 | N82S131 | 100416 | 100149 |
| AM27S12C | N82S130 | 3625 | N82S137 | 93436C | N82S130 |
| AM27S13C | N82S131 | | N82HS137 | 93446C | N82S131 |
| AM27S33C | N82S137 | 3624 | N82S141 | 93453C | 82S137 |
| | N82HS137 | 3628 | N82S181 | | N82HS137 |
| AM27S29C | N82S147 | | N82HS181 | 9344C | N82S141 |
| | N82HS147 | 3636 | N82S191 | 93450C | N82S180 |
| AM27S31C | N82S141 | 3636A | N82HS191 | 93451C | N82S181 |
| AM27S15C | N82S115 | 3632 | N82S321 | | N82HS181 |
| AM27S180C | N82S180 | 3632-1 | | 93L451C | N82LS181 |
| AM27S181C | N82S181 | 3101A | N3101A | 93461C | N82S2708 |
| | N82HS181 | 3101 | N82S25 | 93515C | N82S185 |
| AM27S185C | N82S185 | 3106 | N82S16 | | N82HS185 |
| | N82HS185 | 3107 | N82S17 | 93511C | N82S191 |
| AM27S191C | N82S191 | | | | N82HS191 |
| | N82HS191 | | | 93513C | N82HS195 |
| AM27S41C | N82HS195 | | | | |
| 2702/3101A | N3101A | | | | |
| 54S289 | N82S25 | | | | |
| 2700 | N82S16 | | | | |
| 27LS01 | N82LS16 | | | | |
| 2701 | N82S17 | | | | |

| NATIONAL | SIGNETICS | HARRIS | SIGNETICS | MMI | SIGNETICS |
|-------------|-----------|-------------|-----------|--------|-----------|
| DM74S188 | N82S23 | HM7602-5 | N82S23 | 6330-1 | N82S23 |
| DM74S288 | N82S123 | HM7603-5 | N82S123 | 6331-1 | N82S123 |
| DM74S387 | N82S126 | HM7610-5 | N82S126 | 6000-1 | N82S126 |
| DM74S287 | N82S129 | HM7611-5 | N82S129 | 6301-1 | N82S129 |
| DM74S570, A | N82S130 | HM7620-5 | N82S130 | 6305-1 | N82S130 |
| DM74S571, A | N82S131 | HM7621-5 | N82S131 | 6306-1 | N82S131 |
| DM74S573, A | N82S137 | HM7643-5 | N82S137 | 6353-1 | N82S137 |
| | N82HS137 | | N82HS137 | | N82HS137 |
| DM74S472 | N82S147 | HM7649-5 | N82S147 | 6349-1 | N82S147 |
| | N82HS147 | | N82HS147 | | N82HS147 |
| DM74S574, A | N82S141 | HM7641-5 | N82S141 | 6341-1 | N82S141 |
| DM87S180 | N82S180 | HM7647R-5 | N82S115 | 6380-1 | N82S180 |
| DM87S181 | N82S181 | HM7680-5 | N82S180 | 6381-1 | N82S181 |
| | N82HS181 | HM7681-5 | N82S181 | | N82S181 |
| DM87S185 | N82S185 | | N82HS181 | 6560 | N82HS181 |
| | N82HS185 | HM7681P-5 | N82PS181 | 6561 | N3101A |
| DM87S191 | N82S191 | HM7681R-5 | N82S183 | 5561 | 74S189 |
| | N82HS191 | HM7608-5 | N82S2708 | 5560 | N82S25 |
| 74S189 | 74S189 | HM7685-5 | N82S185 | 6555 | N82S09 |
| 74S289 | N82S25 | | N82HS185 | 6531 | N82S16 |
| 74S200 | N82S16 | HM76161-5 | N82S191 | 6530 | N82S17 |
| 74S206 | N82LS16 | | N82HS191 | | |
| DM10422 | 10422 | HM76165-2/8 | N82HS195 | | |
| DM100422 | 100422 | | | | |
| DM10415 | 10415 | | | | |
| DM10470 | 10470 | | | | |
| DM100470 | 100470 | | | | |

| INTERFIL | SIGNETICS |
|----------|-----------|
| IM5600C | N82S23 |
| IM5610C | N82S123 |
| IM5603C | N82S126 |
| IM5623C | N82S129 |
| IM5604C | N82S130 |
| IM5624C | N82S131 |
| 5501 | N82S25 |
| 5523A | N82S16 |
| 5533A | N82S17 |

4096-BIT BIPOLAR PROM (512 × 8)

82S115 (T.S.)

DESCRIPTION

The 82S115 is field programmable and includes on-chip decoding and 2 chip enable inputs for ease of memory expansion. It features tri-state outputs for optimization of word expansion in bused organizations. A D-type latch is used to enable the tri-state output drivers. In the Transparent Read mode, stored data is addressed by applying a binary code to the address inputs while holding Strobe high. In this mode the bit drivers will be controlled solely by \overline{CE}_1 and CE_2 lines.

In the Latched Read mode, outputs are held in their previous state (high, low, or high Z) as long as Strobe is low, regardless of the state of address or chip enable. A positive Strobe transition causes data from the applied address to reach the outputs if the chip is enabled, and causes outputs to go to the high Z state if the chip is disabled.

A negative Strobe transition causes outputs to be locked into their last Read Data condition if the chip was enabled, or causes outputs to be locked into the high Z condition if the chip was disabled.

The 82S115 is available in the commercial and military temperature range. For the commercial temperature range (0°C to +75°C) specify N82S115, F or N, and for the military temperature range (-55°C to +125°C) specify S82S115, F, R, or I.


FEATURES

- Address access time:
N82S115: 60ns max
S82S115: 90ns max
- Power dissipation: 165μW/bit typ
- Input loading:
N82S115: -100μA max
S82S115: -150μA max
- On-chip storage latches
- Schottky clamped
- Fully TTL compatible


APPLICATIONS

- Microprogramming
- Hardwire algorithms
- Character generation
- Control store
- Sequential controllers

PIN CONFIGURATIONS



BLOCK DIAGRAM



4096-BIT BIPOLAR PROM (512 × 8)

82S115 (T.S.)

ABSOLUTE MAXIMUM RATINGS

| PARAMETER | RATING | UNIT |
|--------------------------------|-------------|------|
| V _{CC} Supply voltage | +7 | Vdc |
| V _{IN} Input voltage | +5.5 | Vdc |
| TA Operating | | °C |
| N82S115 | 0 to +75 | |
| S82S115 | -55 to +125 | |
| T _{STG} Storage | -65 to +150 | |

DC ELECTRICAL CHARACTERISTICS N82S115: 0°C ≤ TA ≤ +75°C, 4.75V ≤ V_{CC} ≤ 5.25V
 S82S115: -55°C ≤ TA ≤ +125°C, 4.5V ≤ V_{CC} ≤ 5.5V

| PARAMETER | TEST CONDITIONS ⁵ | N82S115 | | | S82S115 | | | UNIT |
|---|---|---------|------------------|------|---------|-----|------|------|
| | | Min | Typ ⁸ | Max | Min | Typ | Max | |
| V _{IL} Input voltage Low | I _{IN} = -18mA | 2.0 | | .85 | 2.0 | | .8 | V |
| V _{IH} Input voltage High | | | | | | | | |
| V _{IC} Input voltage Clamp | | | | | | | | |
| V _{OL} Output voltage Low | CE ₁ = Low, CE ₂ = High, I _{OUT} = 9.6mA | 2.7 | 0.4 | 0.45 | 2.4 | | 0.5 | V |
| V _{OH} Output voltage High | | | | | | | | |
| I _{IL} Input current Low | V _{IN} = 0.45V | | | -100 | | | -150 | μA |
| I _{IH} Input current High | | | | | | | | |
| I _{O(OFF)} Output current Hi-Z state | CE ₁ = High or CE ₂ = Low, V _{OUT} = 5.5V | | | 40 | | | 100 | μA |
| I _{OS} Output current Short circuit ¹ | CE ₁ = High or CE ₂ = Low, V _{OUT} = 0.5V | | | -40 | | | -100 | μA |
| I _{CC} V _{CC} supply current | CE ₁ = Low, CE ₂ = High, V _{OUT} = 0V, High Stored | -20 | | -70 | -15 | | -85 | mA |
| I _{CC} V _{CC} supply current | | | 130 | 175 | | | 185 | mA |
| C _{IN} Capacitance Input | CE ₁ = High or CE ₂ = Low, V _{CC} = 5.0V | | 5 | | | | 5 | pF |
| C _{OUT} Capacitance Output | | | | | | | | |
| | | | 8 | | | | 8 | |

AC ELECTRICAL CHARACTERISTICS R₁ = 470Ω, R₂ = 1kΩ, C_L = 30pF
 N82S115: 0° ≤ TA ≤ +75°C, 4.75V ≤ V_{CC} ≤ 5.25V
 S82S115: -55°C ≤ TA ≤ +125°C, 4.5V ≤ V_{CC} ≤ 5.5V

| PARAMETER | TO | FROM | TEST CONDITIONS | N82S115 | | | S82S115 | | | UNIT |
|--------------------------------------|--------|--------------|--|---------|------------------|-----|---------|-----|-----|------|
| | | | | Min | Typ ⁸ | Max | Min | Typ | Max | |
| T _{AA6} Access time | Output | Address | Latched or transparent read ^{2,4} | 40 | 20 | 60 | | | 90 | ns |
| T _{CE} Access time | | | | | | | | | | |
| T _{CD} Disable time | Output | Chip disable | | 20 | 40 | | | | 55 | ns |
| T _{CDS} Setup and hold time | Output | Chip enable | Latched read only ^{3,4} | 40 | 10 | | 50 | 15 | | ns |
| T _{CDH} Setup time | | | | | | | | | | |
| T _{ADH} Hold time | Output | Address | | 0 | | | 5 | | | |
| T _{SW} Pulse width Strobe | | | | 30 | 15 | | 40 | | | ns |
| T _{SL} Latch time Strobe | | | | 60 | 35 | | 90 | | | ns |
| T _{DL} Delatch time Strobe | | | | | | 35 | | | 45 | ns |

NOTES on following page.


4096-BIT BIPOLAR PROM (512 × 8)

82S115 (T.S.)


NOTES

1. No more than one output should be grounded at the same time and strobe should be disabled. Strobe is in high state.
2. If the strobe is high, the device functions in a manner identical to conventional bipolar ROMs. The timing diagram shows valid data will appear T_{AA} nanoseconds after the address has changed to T_{CE} nanoseconds after the output circuit is enabled. T_{CD} is the time required to disable the output and switch it to an off or high impedance state after it has been enabled.
3. In latched Read Mode data from any selected address will be held on the output when strobe is lowered. Only when strobe is raised will new location data be transferred and chip enable conditions be stored. The new data will appear on the outputs if the chip enable conditions enable the outputs.
4. During operation the fusing pins FE1 and FE2 may be grounded or left floating.
5. Positive current is defined as into the terminal referenced.
6. Tested at an address cycle time of 1 μ sec.
7. Areas shown by crosshatch are latched data from previous address.
8. (Typical values are at $V_{CC} = 5V$, $T_A = 25^\circ C$)

TEST LOAD CIRCUIT



VOLTAGE WAVEFORM



TIMING DIAGRAMS

