UAR/T: Universal Asynchronous Receiver/Transmitter

FEATURES

- DTL and TTL compatible—no interfacing circuits required drives one TTL load
- Fully Double Buffered-eliminates need for system synchronization, facilitates high-speed operation
- Full Duplex Operation—can handle multiple bauds (receiving-transmitting) simultaneously
- Start Bit Verification-decreases error rate with center
- Receiver center sampling of serial input; 46% distortion immunity
- **High Speed Operation**
- Three-State Outputs-bus structure capability
- Low Power minimum power requirements
- Input Protected—eliminates handling problems

AY-5-1013A

- **GIANT P-channel nitride process**
- 0 to 40kbaud
- Pull up resistors to V_{CC} on all inputs

AY-6-1013


- **GIANT P-channel nitride process**
- 0 to 22.5kbaud
- Extended Operating Temperature Range: -40°C to +85°C (plastic package) -55°C to +125°C (ceramic package)
- Pull-up resistors to V_{CC} on all inputs


AY-3-1014A/1015D

- Single Supply Operation: +4.75V to +14V (AY-3-1014A) +4.75V to +5.25V (AY-3-1015D)
- CMOS compatible (AY-3-1014A)
- 11/2 stop bit mode
- External reset of all registers except control bits register
- GIANT II N-channel Ion Implant Process
- 0 to 30k baud
- Pull-up resistors to V_{cc} on all inputs (AY-3-1015D)

DESCRIPTION

The Universal Asynchronous Receiver/Transmitter (UAR/T) is an LSI subsystem which accepts binary characters from either a terminal device or a computer and receives/transmits this character with appended control and error detecting bits. All characters contain a start bit, 5 to 8 data bits, one or two stop bits (1½ stop bit capability with the AY-3-1014A/1015D), and either odd/even parity or no parity. In order to make the UAR/T universal, the baud, bits per word, parity mode, and the number of stop bits are externally selectable. The device is constructed on a single monolithic chip. All inputs and outputs are directly compatible with MTOS/MTNS logic, and also with TTL/DTL/CMOS logic without the need for interfacing components. All strobed outputs are three-state logic.





6-80

PIN FUNCTIONS

Pin No.	Name (Symbol)	Function				
1 2	Vcc Power Supply (Vcc) Vcc Power Supply (Vcc)	+5V Supply				
3	Ground (V _{GI})	-12V Supply (Not connected for AY-3-1014A/1015) Ground				
4	Received Data Enable (RDE)	A logic "0" on the receiver enable line places the received data onto the output lines.				
5-12	Received Data Bits (RD8-RD1)	These are the 8 data output lines. Received characters are right justified: the LSB always appears on RD1. These lines have tristate outputs, i.e., they have the normal TTL ouput characteristics when RDE is "0" and a high impedance state when RDE is "1". Thus, the data output lines can be bus structure oriented.				
13	Parity Error (PE)	This line goes to a logic "1" if the received character parity does not agree with the selected parity. Tri-state.				
14	Framing Error (FE)	This line goes to a logic "1" if the received character has no val stop bit. Tri-state.				
15	Over-Run (OR)	This line goes to a logic "1" if the previously received character is not read (DAV line not reset) before the present character is transferred to the receiver holding register. Tri-state.				
16	Status Word Enable (SWE)	A logic "0" on this line places the status word bits (PE, FE, OR, DAV, TBMT) onto the output lines. Tri-state.				
17	Receiver Clock (RCP)	This line will contain a clock whose frequency is 16 times (16X the desired receiver baud.				
18	Reset Data Available (RDAV)	A logic "0" will reset the DAV line. The DAV F/F is only thing that is reset. Must be tied to logic '1' when not in use on the AY-3-1014A.				
19	Data Available (DAV)	This line goes to a logic "1" when an entire character has been received and transferred to the receiver holding register. Tri- state. Fig. 12,34.				
20	Serial Input (SI)	This line accepts the serial bit input stream. A Marking (logic "1") to spacing (logic "0") transition is required for initiation of data reception. Fig. 11, 12, 33, 34.				
21	External Reset (XR)	Resets all registers except the control bits register (the received data register is not reset in the AY-5-1013A and AY-6-1013). Sets SO, EOC, and TBMT to a logic "1". Resets DAV, and error flags to "0". Clears input data buffer. Must be				
22	Transmitter Buffer Empty (TBMT)	tied to logic "0" when not in use. The transmitter buffer empty flag goes to a logic "1" when the data bits holding register may be loaded with another character. Tri-state. See Fig. 18,20,40,42.				
23	Data Strobe (DS)	A strobe on this line will enter the data bits into the data bits holding register. Initial data transmission is initiated by the rising edge of DS. Data must be stable during entire strobe.				
24	End of Character (EOC)	This line goes to a logic "1" each time a full character is transmit- ted. It remains at this level until the start of transmission of the next character. See Fig. 17, 19, 39, 41.				
25	Serial Output (SO)	This line will serially, by bit, provide the entire transmitted char- acter. It will remain at a logic "1" when no data is being transmit- ted. See Fig.16.				
26-33	Data Bit Inputs (DB1-DB8)	There are up to 8 data bit input lines available.				
34	Control Strobe (CS)	A logic "1" on this lead will enter the control bits (EPS, NB1, NB2, TSB, NP) into the control bits holding register. This line can be strobed or hard wired to a logic "1" level.				
35	No Parity (NP)	A logic "1" on this lead will eliminate the parity bit from the transmitted and received character (no PE indication). The stop bit(s) will immediately follow the last data bit. If not used, this lead must be tied to a logic "0".				
36	Number of Stop Bits (TSB)	This lead will select the number of stop bits, 1 or 2, to be appended immediately after the parity bit. A logic "0" will insert 1 stop bit and a logic "1" will insert 2 stop bits. For the AY-3-1014A/1015, the combined selection of 2 stop bits and 5 bits/character will produce 1% stop bits.				
37-38	Number of Bits/Character (NB2, NB1)	These two leads will be internally decoded to select either 5, 6, 7 or 8 data bits/character. NB2 NB1 Bits/Character 0 0 5 0 1 6				
		1 0 7 1 1 8				
39	Odd/Even Parity Select (EPS)	The logic level on this pin selects the type of parity which will be appended immediately after the data bits. It also determines the parity that will be checked by the receiver. A logic "0" will inser				
40	Transmitter Clock (TCP)	odd parity and a logic "1" will insert even parity. This line will contain a clock whose frequency is 16 times (16X) the desired transmitter baud.				

TRANSMITTER OPERATION




Fig.1

initializing

Power is applied, external reset is enabled and clock pulse is applied having a frequency of 16 times the desired baud. The above conditions will set TBMT, EOC, and SO to logic "1" (line is marking).

After initializing is completed, user may set control bits and data bits with control bits selection normally occurring before data bits selection. However, one may set both DS and CS simultaneously if minimum pulse width specifications are followed. Once Data Strobe (DS) is pulsed the TBMT signal will change from a logic "1" to a logic "0" indicating that the data bits holding register is filled with a previous character and is unable to receive new data bits, and transmitter shift register is transmitting previously loaded data. TBMT will return to a logic "1". When transmitter shift register is empty, data bits in the holding register are immediately loaded into the transmitter shift register for transmission. The shifting of information from the holding register to the transmitter shift register will be followed by SO and EOC going to a logic "0", and TBMT will also go to a logic "1" indicating that the shifting operation is completed and that the data bits holding register is ready to accept new data. It should be remembered that one full character time is now available for loading of the next character without loss in transmission speed due to double buffering (separate data bits holding register and transmitter shift register).

Data transmission is initiated with transmission of a start bit, data bits, parity bit (if desired) and stop bit(s). When the last stop bit has been on line for one bit time, EOC will go to a logic "1" indicating that new character is ready for transmission. This new character will be transmitted only if TBMT is a logic "0" as was previously discussed.

RECEIVER OPERATION TURN POWER ON PULSE EXTERNAL RESET SELECT BAUD - 16 X CLK SET CONTROL BITS YES HAS A START BIT BEEN VERIFIED B-16 X CLK LOAD START BIT INTO RECEIVER SHIFT REGISTER YES SHIFT AND LOAD DATA BIT HAS THE SELECTED NUMBER OF DATA BITS BEEN RECEIVED YES YFS THE PROPER PARITY BIT BEEN RECEIVED SET PARITY ERROR REGISTER TO I SET PARITY ERROR REGISTER TO O YES A STOP BIT BEEN RECEIVED SET FRAMING ERROR REGISTER TO I SET FRAMING ERROR REGISTER TO O SET OVER RUN REGISTER TO I 15 DAV = 0 SET OVER RUN REGISTER TO D TRANSFER DATA BITS FROM SHIFT REGISTER TO DATA BITS HOLDING REGISTER DAVII OUTPUTS RESET DATA AVAILABLE DAVEO Fig.2

Initializing

Power is applied, external reset is enabled, and clock pulse is applied having a frequency of 16 times the desired baud. The previous conditions will set data available (DAV) to a logic "1". After initializing is completed, user should note that one set of control bits will be used for both receiver and transmitter making individual control bit setting unnecessary. Data reception starts when serial input signal changes from Marking (logic "1") to spacing (logic "0") which initiates start bit. The start bit is valid if, after transition from logic "1" to logic "0", the SI line continues to be at logic "0", when center sampled, 8 clock pulses later. If, however, line is at a logic "1" when center sampling occurs, the start bit verification process will be reset. If the Serial Input line transitions from a logic "1" to a logic "0" (marking to spacing) when the 16x clock is in a logic "1" state, the bit time, for center sampling will begin when the clock line transitions from a logic "1" to a logic "0" state. After verification of a genuine start bit, data bit reception, parity bit reception and stop bit(s), reception proceeds in an orderly manner.

While receiving parity and stop bit(s) the receiver will compare transmitted parity and stop bit(s) with control data bits (parity and number of stop bits) previously set and indicate an error by changing the parity error flip flop and/or the framing error flip flop to a logic "1". It should be noted that if the No Parity Mode is selected the PE (parity error) will be unconditionally set to a logic "0".

Once a full character is received, internal logic looks at the data available (DAV) signal to determine if data has been the read out. If the DAV signal is at a logic "1" the receiver will assume data has not been read out and the over run flip flop of the status word holding register will be set to a logic "1". If the DAV signal is at a logic "0" the receiver will assume that data has been read out. After DAV goes to a logic "1", the receiver shift register is now ready to accept the next character and has one full character time to remove the received character.




Fig.4 RECEIVER BLOCK DIAGRAM





SPECIFICATIONS

ELECTRICAL CHARACTERISTICS

Maximum Ratings*

*Exceeding these ratings could cause permanent damage. Functional operation of these devices at these conditions is not implied —operating ranges are specified below.

Standard Conditions (unless otherwise noted)

 $V_{\rm GG} = -12V \pm 5\%$

 $V_{CC} = +5V \pm 5\%$


Temperature $(T_A) = 0$ °C to +70°C (AY-5-1013A)


-40 C to +85°C (AY-6-1013 Plastic Package)


-55C to +125°C (AY-6-1013 Ceramic Package)

Characteristic	Min	Тур"	Max	Units	Conditions
DC CHARACTERISTICS			1		
Input Logic Levels			İ	1	
Logic 0	0	_	0.8	Volts	$(I_{1L} = -1.6 \text{mA max.})$
Logic 1	V _{CC} -1.5	_	V _{CC} +0.3	Volts	Unit has internal pullup resistors
Input Capacitance			""		
All Inputs	1 –	_	20	pF	0 volts bias, f= 1MHz
Leakage Currents				•	5 TO 115 DIAS, 1 11411 12
Three State Outputs	_	_	1.0	μA	0 voits
Data Output Levels	i			"	0 70113
Logic 0	_	l _	+0.4	Volts	I _{OL} = 1.6mA (sink)
Logic 1	V _{CC} -1.0	_	10.4	Volts	I _{OH} = .3mA (source) at 5.0 Volts
Output Capacitance	*CC 1.0	10	15		IOH- :SINA (Source)
•		'0	15	pF	
Short Ckt. Current		_	-	1 – 1	See Fig. 23
Power Supply Current					
lgg)		14	16	mA .	AY-5-1013A - See Fig.25
25°C,all inputs +5V		17	19	mĄ	AY-6-1013 - See Fig.25
lcc)	_	18	20	mA	AY-5-1013A - See Fig.26
	-	21	23	mA	AY-6-1013
AC CHARACTERISTICS					T _A = 25°C, output load
TO OTHER PERSONS	ŀ		}		capacitance 50pF max.
Clock Frequency	DC	_	640	kHz	AY-5-1013A
,	DC		360	kHz	AY-6-1013 AY-6-1013
Baud	0		40	kbaud	AY-5-1013A
5400	0.		22.5	kbaud	AY-6-1013A
Pulse Width	, v.	_		MBGGG	A1-0-1015
Clock Pulse	750			ns	AY-5-1013A - See Fig.9
5,000.1 5105	1.5			μs	AY-6-1013A - See Fig.9
Control Strobe	300	_	I -	ns l	AY-5-1013A-See Fig. 15, 16
	600		I _ :	ns	AY-6-1013
Data Strobe	190	_	_	ns	AY-5-1013A-See Fig. 14
	250	-		ns	AY-6-1013
External Reset	500		_	ns	AY-5-1013A - See Fig. 13
	1.0	<u> </u>		μS	AY-6-1016
Status Word Enable	500	_		ns	AY-5-1013A - See Fig. 21
	600	-	-	ns	AY-6-1013 - See Fig. 21
Reset Data Available	250	_		ns	AY-5-1013A - See Fig. 22
	350	_		ns	AY-6-1013 - See Fig. 22
Received Data Enable	500	_	1 -	ns	AY-5-1013A - See Fig. 21
	600	_	- 1	ns	AY-6-1013 - See Fig. 21
Set Up & Hold Time			1		
input Data Bits	0	_	_	ns	See Fig.14
Input Control Bits	0	_	i –	ns	See Fig. 15, 16
Output Propagation Delay			[
TPD0		_	500	ns	AY-5-1013A - See Fig. 21 & 24
	-	_	650	ns	AY-6-1013 - See Fig. 21 & 24
TPD1	-		500	ns	AY-5-1013A - See Fig. 21 & 24
	l _	l —	650	ns	AY-6-1013 - See Fig. 21 & 24

^{**}Typical values are at +25°C and nominal voltages.









AY-3-1014A

AY-3-1015D

SPECIFICATIONS

ELECTRICAL CHARACTERISTICS

Maximum Ratings*

*Exceeding these ratings could cause permanent damage. Functional operation of these devices at these conditions is not implied —operating ranges are specified below.

Standard Conditions (unless otherwise noted)

V_{CC} = +4.75 to +14V (AY-3-1014A) V_{CC} = +4.75V to +5.25V (AY-3-1015D) Operating Temperature (T_A) = 0°C to +70°C

Characteristic	Min	Typ**	Max	Units	Conditions
DC CHARACTERISTICS			1		
Input Logic Levels (AY-3-1014A)					
Logic 0	0	_	0.8	Volts	
Logic 1: at V _{CC} = +4.75V	2.0		V _{CC} +0.3	Volts	İ
at V _{CC} = +14V	3.0	_	V _{CC} +0.3	Volts	1
Input Logic Levels (AY-3-1015)		İ	1		ĺ
Logic 0	0	_	0.8	Volts	
Logic 1	2.4	l 	V _{CC} +0.3	Volts	AY-3-1015 has internal
Input Capacitance			1 1		pull-up resistors to V _{CC}
All inputs	_	_	20	pF	0 volts bias, f = 1MHz
Output Impedance]		
Tri-State Outputs	1.0		1 - 1	$M\Omega$	
Data Output Levels		1	1		1
Logic 0	_	l _	+0.4	Volts	I _{OL} = 1.6mA (sink)
Logic 1: AY-3-1014A/1015D	2.4	l –		Volts	I _{OH} = -40µA (source)—at V _{CC} = +5
AY-3-1014A only	3.5	_		Volts	IOH = -50µA (source)—at Vcc = +14
Output Capacitance	_	10	15	pF	-он сори (задись) ши од
Short Ckt. Current		i			See Fig.45.
Short Okt. Garrent	_	-			355 t 1g. 15.
Power Supply Current			ŀ		
Icc at Vcc = +5V (AY-3-1014A)		10	15	mΑ	See Fig.47.
Icc at Vcc = +14V (AY-3-1014A)	_	14	20	mΑ	See Fig. 48.
I cc at Vcc = +5V (AY-3-1015D)	_	10	15	mA	300 1 19. 10.
AC CHARACTERISTICS				-	
			. 1		T _A = 25°C, Output load
•			1		capacitance 50 pF max.
Clock Frequency	DC	_	480/400	kHz	at V _{CC} = +4.75V/+14V
Baud	0	_	30/25	kbaud	at V _{CC} = +4.75V/+14V
Pulse Width			f l		
Clock Pulse	1.0		-	μS	See Fig.31
Control Strobe	500		-	ns	See Fig.37
Data Strobe	200	-	-	ns	See Fig.36
External Reset	500	_		ns	See Fig.35
Status Word Enable	500		i – i	ns	See Fig.43
Reset Data Available	200	_	- 1	ns	Sec Fig.44
Received Data Enable	500	_	-	ns	See Fig.43
Set Up & Hold Time			ļ		
Input Data Bits	20	_	-	ns	See Fig.36
Input Control Bits	20	_	-	ns	See Fig.37
Output Propagation Delay					1
TPD0	- 1	_	500	ns	See Fig.43 & 46
TPD1	_	_	500	ns	See Fig.43 & 46

^{**}Typical values are at +25°C and nominal voltages.

TIMING DIAGRAMS




Fig.27 UAR/T — TRANSMITTER TIMING

